


# Physics 53600 Electronics Techniques for Research




#### Spring 2020 Semester

Prof. Matthew Jones


### **PN Junction Diodes**




- If  $V_n < V_p$  then the width of the depletion region shrinks, there are lots of charge carriers available, and current flows.
- If  $V_n > V_p$  then the width of the depletion region increases and the diode is reverse biased (no current flows)




- Initially, the depletion regions around the gate are relatively small and a conducting channel remains between the source and the drain
- Applying a negative voltage to the gate increases the depth of the depletion region



• For small  $V_{DS}$ , the n-channel behaves like a voltage controlled resistor  $I_{DS}$ 



• Charge carriers in the n-channel are limited, so there is a maximum possible current that can flow, independent of  $V_{DS}$ 




- When  $V_{GS} = -|V_P|$ , the channel is "pinched off" and no current can flow
- In the active region (current source) the current is given by:


$$I_D = I_{DSS} \left( 1 + \frac{V_{GS}}{|V_P|} \right)^2$$

- Recall that  $V_{GS} < 0$ , so  $I_D = 0$  when  $V_{GS} = -|V_P|$
- This forms a voltage-controlled current source
- Typical values:  $I_{DSS} = 10 \text{ mA}$ ,  $|V_P| = 3 \text{ V}$


## **JFET Circuits**



.dc V1 0 10V 0.1V V2 -1V -3V -0.5



2N3819 is a depletion mode n-channel JFET



#### **JFET Circuits**

#### 2N3819

#### **JFET VHF/UHF Amplifier**

N–Channel – Depletion



#### **ON Semiconductor®**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DS</sub>	25	Vdc
Drain-Gate Voltage	V <sub>DG</sub>	25	Vdc
Gate-Source Voltage	V <sub>GS</sub>	25	Vdc
Drain Current	۱ <sub>D</sub>	100	mAdc
Forward Gate Current	I <sub>G(f)</sub>	10	mAdc
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	350 2.8	mW mW/°C
Storage Channel Temperature Range	T <sub>stg</sub>	-65 to +150	°C

http://onsemi.com





MARKING DIAGRAM



2N3819 = Device Code Y = Year WW = Work Week

# **Small Signal Gain**

• A small change in voltage at the gate will change the current:

$$I_D = I_{DSS} \left( 1 + \frac{V_{GS}}{|V_P|} \right)^2$$
$$\delta I_D = 2I_{DSS} \left( 1 + \frac{V_{GS}}{|V_P|} \right) \frac{\delta V_{GS}}{|V_P|}$$


• Change in voltage at the source:

$$\delta V_S = -R \ \delta I_D$$

• Voltage gain:

$$A = \frac{\delta V_S}{\delta V_{GS}} = -2R \ \frac{I_{DSS}}{|V_P|} \left(1 + \frac{V_{GS}}{|V_P|}\right)$$


## **JFET Amplifier**



Input impedance:  $R2 = 1 \text{ M}\Omega$   $A = -2 \cdot (4 \text{ } k\Omega) \cdot \left(\frac{11.7 \text{ } mA}{3 \text{ } V}\right) \cdot \frac{1}{2}$ Output impedance:  $R1 = 4 \text{ } k\Omega$  = -15.6

$$G = 24 \ dB$$

#### **JFET Amplifier**




#### **JFET Amplifier**

2440				V	(vout)				C09
24dB	I      I		I      I	I      I			· · · · · · · · · · · · · · · · · · ·	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	60°
22dB								A	30°
								i Nillin - I-	
20dB							¦¦		0°
18dB									30°
16dB	· · · · · · · · · · · · · · · · · · ·		· + - + - + - + - + - + - + - + - + - +	·				a a a a a a a A a a a a a a a a a a a a	60°
14dB									90°
12dB			· + - + - + - + - + - + - + - + - + - +	· · · · · · · · · · · · · · · · · · ·			!!- !: ! ! ! ! !! !		
10dB									
8dB						· · · · · · · · · · · · · · · · · · ·			-180°
6dB									\
4dB		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·			
2dB									-270°
0dB				· · · · · · · · · · · · · · · · · · ·				· · · · · · · · · · · · · · · · · · ·	
-2dB				· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·				-330°
1Hz	10Hz	100Hz	1KHz	10KHz	100KHz	1MHz	10MHz	100MHz	1GHz

# **P-channel JFET**

- A P-channel JFET is reverse biased when  $V_n > V_p$  but since now the gate is a n-type material, the current is restricted when  $V_{GS} > 0$ .
- Now the drain must be more negative than the source



- The fabrication of semiconductors using photolithographic processes on planar substrates revolutionized the electronics industry.
- Consider the following process...
  <u>https://www.halbleiter.org/en/fundamentals/construction-of-a-field-effect-transistor/</u>


1. Start with a P-doped silicon substrate:




2. Oxidation creates a thin insulating layer of SiO<sub>2</sub>:




3. A nitride layer is deposited on top:




4. Apply a photoresist, expose and develop:




5. Etch through the nitride layer



6. Remove photoresist




7. Grow additional oxide in the exposed regions to provide lateral isolation




8. Etch nitride layer




9. Deposit polycrystalline silicon:



10. More photolithography




11. Etch the polycrystalline silicon




12. Remove photoresist




13. Apply a thin oxide layer over everything:




14. Phosphorus ion implantation:




15. Apply a conformal insulating layer of oxide:




16. More photolithography:




17. Etch the oxide layers:




18. Remove photoresist and deposit metal:




19. Even more photolithography:




20. Etch the metal layer:



21. Remove photoresist:




## **N-Channel Field Effect Transistor**




- No charge carriers are present in the channel between the n-type implants.
- No current can flow through the channel.


# **N-Channel Field Effect Transistor**




- A positive voltage applied to the gate attracts electrons from the substrate into the channel (enhancement).
- Now there are charge carriers and current can flow.
- The current is limited by the availability of charge carriers.

#### **MOSFETs**





#### **MOSFETs**



#### **MOSFETs**

