

Electronic Properties of Metallic Nanoclusters on Semiconductor Surfaces: Implications for Nanoelectronic Device Applications

Takhee Lee¹, Jia Liu², Nien-Po Chen¹

R.P. Andres², D.B. Janes³, and R. Reifenberger¹

¹*Purdue University, Department of Physics, W. Lafayette, IN 47907.*

²*Purdue University, School of Chemical Engineering, W. Lafayette, IN 47907.*

³*Purdue University, School of Electrical and Computer Engineering, W. Lafayette, IN 47907.*

J. Nanoparticle Research (6/18/00)

Key Words: nanotechnology, nanocluster, array, self-assembly, GaAs, STM

Abstract

We review current research on the electronic properties of nanoscale metallic islands and clusters deposited on semiconductor substrates. Reported results for a number of nanoscale metal-semiconductor systems are summarized in terms of their fabrication and characterization. In addition to the issues faced in large-area metal-semiconductor systems, nano-systems present unique challenges in both the realization of well-controlled interfaces at the nanoscale and the ability to adequately characterize their electrical properties. Imaging by scanning tunneling microscopy as well as electrical characterization by current-voltage spectroscopy enable the study of the electrical properties of nanoclusters/semiconductor systems at the nanoscale. As an example of the low-resistance interfaces that can be realized, low-resistance nanocontacts consisting of metal nanoclusters deposited on specially designed ohmic contact structures are described. To illustrate a possible path to employing metal/semiconductor nanostructures in nanoelectronic applications, we also describe the fabrication and performance of uniform 2-D arrays of such metallic clusters on semiconductor substrates. Using self-assembly techniques involving conjugated organic tether molecules, arrays of nanoclusters have been formed in both unpatterned and patterned regions on semiconductor surfaces. Imaging and electrical characterization via scanning tunneling microscopy/spectroscopy indicate that high quality local ordering has been achieved within the arrays and that the clusters are electronically coupled to the semiconductor substrate via the low-resistance metal/semiconductor interface.

INTRODUCTION

With further downscaling of semiconductor devices, there will be a transition from the present fabrication technology at the micrometer length scale to a new technology at the nanometer length scale. Successful nanofabrication protocols will require a clear understanding of physical properties of nanometer scale systems (Nalwa, 2000).

The ability to easily fabricate nanometer scale structures is an essential ingredient for further advances in nanotechnology. Direct use of conventional lithographic techniques such as electron beam lithography (Johnson et al., 1998) or scanning probe microscope-related nanolithography (Dai et al., 1998; Hong et al., 1999) become slow when used to define nanoscale features. Recently self-assembly techniques have attracted interest for nanoscale device applications because these techniques offer the potential to fabricate nanoscale elements such as quantum dots and electronic device configurations of these nanoscale elements without direct use of conventional lithographic techniques. A number of self-assembly techniques have been reported for fabricating nanoscale structures of clusters, quantum dots, and wires (Murray et al., 1995; Andres et al., 1996b; Korgel et al., 1998; Chung et al., 1998; Brune et al., 1998; Kiely et al., 1998; Fan et al., 1999). A recurring theme in these self-assembly protocols is their use of pre-formed nanoscale metallic clusters.

In what follows, we review recent studies of nanoscale metallic clusters deposited on semiconductor substrates with a view toward future nanoelectronic applications. At present, it is difficult to predict in any great detail what ultimate electronic functionality will be gained using nanoparticles. The near future will almost certainly exploit the small size and regular geometric shape of nanoscale crystalline clusters in prototype designs of simple electronic circuits similar to those used in current practice. As discussed below, functionalities like non-linear $I - V$ characteristics and nanoscale ohmic contact have already been demonstrated for vertical electron transport between a metal nanoparticle and a semiconductor substrate.

In the longer term, the deposition of cluster networks on active semiconductor surfaces

to provide a periodic lateral modulation of the electronic properties of the underlying substrate seems promising. Patterning achieved via self-assembly of the clusters could either be transferred into the substrate via selective etching using the clusters as an etch mask or could be induced by electronic interactions at the cluster-substrate interface. The ability to functionalize a cluster network with linking molecules of choice adds a low-cost design flexibility that seems attractive. Tailoring the lateral electron transport in a cluster network, placed between two or more contact pads as well as the vertical electron transport into a semiconducting substrate can be exploited in advanced computational, biological, or chemical sensing applications. Scenarios for attaining useful electronic functionality in cluster-based ‘devices’ have already been proposed (Roychodhury et al., 1996; Bandyopadhyay et al., 1996; Datta et al., 1998; Snow et al., 1998; Wohltjen et al., 1998)

Within this context, semiconductor substrates are of particular interest because at this time they seem to provide the most direct path to useful electronic functionality. Published work falls into three general categories which include single electron tunneling (SET) devices, nanoscale Schottky barriers and nanoscale ohmic contacts. Almost all of the published work relies heavily on scanning probe microscopy. A further important issue is related to the accurate positioning of metallic clusters on semiconductors. While a variety of studies have discussed some of the recent work which offers promise in this area and have shown the potential of pushing and locating clusters with scanning probe tips, few studies have been reported which offer a global solution to the important problem of accurate cluster positioning. In what follows, we will discuss some very recent work which offers promise in this area.

We have attempted to accurately survey the literature and summarize interesting work involving metallic nanoclusters on semiconductors through 1999. We apologize in advance if any work has been inadvertently overlooked in the review that follows.

NANOCLUSTER SYNTHESIS AND DEPOSITION

Nanocluster synthesis and deposition on semiconductors follow a wide range of protocols. Studies have been reported in which submonolayer coverage of metal adatoms have been evaporated onto various substrates and allowed to coalesce into small nanometer-size islands, scanning probe tips have been pulsed to cause a deposition of small numbers of atoms in localized regions, clusters have been deposited from colloids, or by electrochemical processes. Table 1 summarizes various fabrication techniques of nanoscale metallic islands on semiconductor substrates.

Many of these techniques produce small, nanometer-size deposits that are often called ‘nanoclusters’, but the structure of the ‘nanocluster’ and the nature of its interface to the semiconductor surface is often not well defined or characterized. With this view in mind, it seems clear that the ability to fabricate well-controlled geometry (i.e. crystalline) metallic clusters is highly desirable. Metal clusters in the size range from 1-10 nm in diameter are known to be equiaxed and can be synthesized as well-faceted single crystals.

Aerosol Synthesis of Au Nanoclusters

One proven approach to the fabrication of crystalline nanoclusters of controlled size is using an aerosol reactor. For example, nanometer size single crystal Au clusters with controlled diameters (ranging from ~ 2 nm to ~ 20 nm) have been synthesized using an aerosol reactor known as a Multiple Expansion Cluster Source (MECS). A schematic of the MECS is shown in Fig. 1.

In the MECS, bare Au clusters are nucleated, grown, and annealed in an inert gas (helium or argon) at reduced pressures. After gas phase annealing each cluster is an fcc crystal in the shape of a truncated octahedron. The bare Au clusters are encapsulated and protected from agglomeration by spraying a surfactant, e.g. dodecanethiol [$\text{CH}_3(\text{CH}_2)_{11}\text{SH}$, denoted as DDT] solution into the aerosol flow downstream of the MECS. Detailed descriptions of the MECS can be found elsewhere (Bowles et al., 1981; Choi et al., 1987; Chao et al., 1994).

The DDT encapsulated Au nanoclusters are soluble and form stable colloidal solutions in many nonpolar organic solvents, such as hexane, heptane, chloroform, mesitylene, etc. These encapsulated Au nanoclusters behave like simple chemical compounds; they can be precipitated, re-dissolved, and chromatographically separated without any apparent damage (Brust et al., 1994; Whetten et al., 1995). Compared to various liquid phase synthesis methods, this aerosol synthesis has the following advantages: (i) the clusters are synthesized and annealed at very high temperatures so that each cluster is a well-faceted fcc single crystal; (ii) the clusters are charge neutral, which eliminates potential offset charge problems; (iii) both bare and encapsulated nanoclusters can be obtained, enabling studies on the effects of encapsulation on the crystal structure and other properties of the nanoclusters; (iv) the encapsulant can be displaced by other organic molecules in order to control the structural and electronic properties of the cluster networks (Andres et al., 1996b).

SEMICONDUCTOR SUBSTRATES

Only a few semiconductor substrates have been chosen to support nanoclusters. These substrates include Si, native oxide (SiO_2) on Si, GaAs, and InP. Since semiconductor substrates can provide device functionality and circuitry, the electronic integration of nanoclusters with various semiconductor device structures is of particular interest.

Substrate Considerations

Semiconductor substrates should be flat enough at the nanometer scale for the experimental characterization of deposited metallic nanoclusters. A rough substrate surface having average roughness comparable to the dimension of the nanoclusters will cause difficulty in distinguishing clusters from features of substrate itself.

Chemical stability of semiconductor surfaces (e.g. resistance to oxidation upon air exposure) can be an important benefit in the case when *ex-situ* processing of deposited nanoclusters is required. Semiconductor materials such as Si and GaAs are known to oxidize

quickly when exposed to air, resulting in an electrical insulating layer and a non-uniform, rough surface. Cleaving substrates *in-situ* is one solution to this problem (First et al., 1989; Jiang et al., 1999). Another approach is to intentionally passivate semiconductor surfaces to prevent oxidation and non-uniformity (Lee et al., 1999).

Low Temperature Grown GaAs

Surface modification of semiconductor substrates can produce desirable properties for nanocluster research. For instance, a layer of low-temperature grown GaAs (LTG:GaAs) (Melloch et al., 1995) has been found to have a number of useful properties that make it a promising candidate for the study of deposited metallic nanoclusters. LTG:GaAs shows many interesting electronic properties that have been attributed to the $\sim 1\text{-}2\%$ excess arsenic incorporated during growth. For as-grown material, the excess arsenic results in a high concentration ($\sim 1 \times 10^{20} \text{ cm}^{-3}$) of point defects, primarily as arsenic antisite defects (Melloch et al., 1995). A noteworthy consequence of these antisite defects is the introduction of a band of states located in the GaAs bandgap. These states prevent the GaAs surface from rapidly oxidizing due to the relatively low concentration of minority carrier holes in the surface layer arising from the small minority carrier lifetime in LTG:GaAs material (Hong et al., 1996; Ng et al., 1996). Therefore, LTG:GaAs material can be a proper material for nanometer scale device applications since the rapid oxidizing on Si and GaAs causes non-uniform electric contacts. Fig. 2 is a model structure of LTG:GaAs indicating an arsenic antisite defect (As_{Ga}).

EXPERIMENTAL CHARACTERIZATION

Any tool to successfully characterize a nanoscale system requires both a direct imaging capability coupled with a nanometer scale characterization capability. High resolution microscopic techniques, such as scanning electron microscopy (SEM), transmission electron microscopy (TEM), scanning tunneling microscopy (STM) and atomic force microscopy (AFM)

can be used to obtain direct images of the material surface at the nanometer scale. Other surface analytical techniques, such as X-ray photoemission spectroscopy (XPS), ultraviolet photoemission spectroscopy (UPS), X-ray diffraction and low-energy electron diffraction (LEED) can only provide spatially averaged information. Among these techniques, however, only STM and STM-based spectroscopic techniques can provide a proper experimental tool for both imaging and characterization.

STM was invented in early 1980's by Binnig and Rohrer and is a powerful technique to image the real space of a surface structure (Binnig et al., 1982). STM and STM-related techniques are now widely used in the areas of physics, chemistry, material science, and biology. In earlier times, the main application of STM was to image the surface of a material. Nowadays, STM and STM spectroscopic techniques enable the study of electrical properties of nanoscale elements. STM has also been used to modify the surface at the atomic scale (Eigler et al., 1990; Commie et al., 1993). Therefore, STM has become an important technique in surface science both for characterization of the nanometer scale devices and for enabling novel nano-lithographic fabrication.

Usually, a ultra high vacuum (UHV) STM is used to locate nanoclusters and probe their electronic properties. Typically, the STM head is housed in an ion-pumped chamber with a pressure less than 1×10^{-10} Torr.

METALLIC NANOCLUSTERS ON SEMICONDUCTOR SUBSTRATES

The electronic properties of metallic nanoclusters on semiconductors depend on the metal comprising the cluster, the size of cluster, the semiconductor substrate, and the fabrication technique. Generally speaking, metal/semiconductor nanostructures fall into three broad categories: (i) single electron tunneling (SET) devices, (ii) nanoscale Schottky barriers, and (iii) nanoscale ohmic contacts. The first category relies on conditions when the size of a cluster is reduced to a few nanometers. The second two categories rely on a confined metal/semiconductor type interface. Such interfaces could produce Schottky barriers or

ohmic contacts based on the work functions and other electronic properties, such as Fermi level pinning, barrier height, and barrier width.

Single Electron Tunneling

When the size of a cluster on a semiconductor is a few nanometers, SET effects such as Coulomb blockade and Coulomb staircase can be observed. Similar effects were previously observed for nanoclusters on metal substrates (Dorogi et al., 1995; Andres et al., 1996a; Bigioni et al., 1999).

As summarized in Table 1, Coulomb blockade or Coulomb staircase phenomena were studied using Au clusters on p-Si(111) (Radojkovic et al., 1996; Hu et al., 1999), Ag clusters on p-Si(100) (Park et al., 1999), and Ag clusters on n-GaAs(110) (Jiang et al., 1999). The size of the cluster in these studies was determined from the cluster height in STM topographic images since the lateral size of a cluster in an STM image is significantly broadened by tip convolution effect. When the size of cluster is reduced to the nanometer scale, the capacitance of the cluster/substrate structure can be low enough so that the single electron charging energy $e^2/2C$ is large compared to the thermal energy $k_B T$ (k_B is Boltzmann's constant) which is about 26 mV at room temperature. For asymmetric structures, this effect is observed as steps in an I - V curve or oscillations in dI/dV and is known as a Coulomb staircase. Also the tunneling probability is very small for voltages smaller than $e/2C$, resulting an energy gap in this voltage region. This phenomenon is referred to as Coulomb blockade. Typically single electron tunneling effects at room temperature can be observed in a cluster less than ~ 3 nm in diameter.

Fig. 3 is an example STM I - V (a) and dI/dV (b) data which show both Coulomb blockade and Coulomb staircase as SET effects through ~ 3 nm Au cluster on p-Si(111) (Radojkovic et al., 1996). The overall I - V shape in Fig. 3 is asymmetric and somewhat resembles that of a Schottky contact. Since a p-type semiconductor was used, there is more current for positive bias compared with the negative bias regime (the system is forward biased by applying a

positive sample voltage). The structure was modeled by a double-barrier junction with a set of two resistors and two capacitors.

Nanoscale Schottky Barriers

When the size of a metallic cluster on a semiconductor is not small enough for SET effects, the structure can exhibit Schottky barrier behavior. Nanoscale Schottky barriers were fabricated with Pt clusters on n-GaAs and n-InP (Hasegawa et al., 1999; Sato et al., 1999), Au clusters on n-Si(111) (Gheber et al., 1994), and Cu clusters on TiO₂ (Carroll et al., 1997). Fig. 4 is an I - V curve measured on a Pt cluster on n-GaAs using a conducting AFM tip (Sato et al., 1999), where the data shows typical Schottky barrier (diode) characteristic.

Many of the major issues in large-area metal/semiconductor interfaces are also of primary concern for nanoscale interfaces. For large-area Schottky (metal/semiconductor) contacts, the most fundamental issue is the control of the Schottky barrier height. The control of the Schottky barrier height by varying the contact metal indicates that interface states do not play a dominant role. The control of interface characteristics at the nanometer scale, e.g. between nanoclusters and semiconductor surfaces, would be of comparable interest.

Many studies of the interface of metal/semiconductor structures have been reported. For example, in a semiconductor such as n-GaAs, *ex-situ* techniques typically find that the Schottky barrier height does not change significantly as the metal work function is changed (Woodall et al., 1981; Tersoff, 1988). In this case, the surface Fermi level is “pinned” at approximately midgap. There is still debate as to whether this is an intrinsic effect due to effects such as a metal-induced gap states (MIGS) (Heine, 1965; Louie et al., 1976; Tersoff, 1984; Monch, 1999) or an extrinsic effect due to oxidation of the semiconductor surface before metal deposition (Woodall et al., 1981). There have been reports of unpinned surface Fermi levels, i.e. Schottky barrier heights change in proportion to the deposited metal work function for *in-situ* Schottky contacts (Brillson et al., 1988). There is also evidence that Schottky barrier heights smaller than those associated with midgap pinning have been

achieved in *ex-situ* nonalloyed ohmic contact structures employing a LTG:GaAs surface layer (Chen et al., 2000).

The observation of MIGS in nanoscale barriers has been reported within the bandgap of a nanoscale Schottky barrier structure formed using Fe clusters on GaAs(110), as shown in Fig. 5 (First et al., 1989). The metallic behavior in the I - V curve (a) was attributed as metallic cluster-induced gap states in tunneling to the GaAs substrate. When I - V was attempted far from the cluster, GaAs features [curve (e)] were observed.

One of the key difference between metal/semiconductor interfaces at the nanometer scale and at the micrometer scale is the relative influence of the semiconductor surface surrounding the metal contact. In large-area contacts, the contact characteristics (Schottky barrier height, leakage current) are typically viewed as being dominated by the area under the contact, rather than by the effects of the open surface surrounding the contact. However, in nanometer scale contacts, the ratio between the contact area and the active area of the interface region around a contact (the region over which a potential difference is dropped) can be small. In this case the characteristics of the surrounding unmetallized surface can have a significant impact on the measured Schottky barrier height.

Hasegawa et al., studied the dependence of Schottky barrier height on the metal work functions with nanoscale (20-50 nm in diameter) Schottky barriers fabricated using an *in-situ* electrochemical process (Hasegawa et al., 1999). Pt/InP Schottky barrier height was found to increase as the cluster size is reduced. This effect was attributed to an “environmental” Fermi level pinning surrounding the cluster, i.e. the effect of the surface Fermi level in the semiconductor region surrounding the cluster. In this case, the unmetallized InP surface was pinned at a higher potential than that of the metal/semiconductor interface, causing an increase in the observed Schottky barrier height with respect to a large-area contact.

Nanoscale Ohmic Contacts

There are few reports describing the formation of nanoscale ohmic contacts partly be-

cause of the difficulty in the fabrication of an atomically flat, ohmic contact structure to a semiconductor layer. Any technique relying on diffusion to fabricate an ohmic contact to a semiconductor invariably causes non-uniform interfaces which preclude scaling to the nanometer length scale. There have been a few reports that an ohmic nanocontact to LTG:GaAs has been formed (Lee et al., 1999; Lee et al., 2000a) utilizing deposited metallic clusters without relying on diffusion techniques. In what follows, we will focus on this interesting development in more detail.

OHMIC NANOCONTACT ON GaAs

Substrate Requirements

Electrical contacts for a nanometer scale device must provide low contact resistance and must be spatially uniform at the nanometer length scale. This requirement presents significant problems for nanocontacts based on any alloying process. For instance, in compound semiconductor devices based on GaAs, conventional contacts such as alloyed Au/Ge/Ni on n-type layers are spatially non-uniform and also consume a significant surface layer in order to provide suitably low specific contact resistivity (Baca et al., 1997). In this regard, uniform nonalloyed contacts are desired. Patkar et al., (Patkar et al., 1995) have reported that non-alloyed contacts employing LTG:GaAs surface layers can provide contact resistivities below $1 \times 10^{-6} \Omega \cdot \text{cm}^2$. Since these contacts do not suffer from the deep interface and spatially non-uniform alloying found in Au/Ge/Ni contacts, they are appropriate for nanometer scale device applications.

Fabrication

Nonalloyed ohmic nanocontact structures can be realized on a surface layer of LTG:GaAs. A controlled-geometry nanocontact is obtained by depositing a single crystal Au cluster (truncated octahedral shape) onto n-GaAs(100) having LTG:GaAs (undoped or Be-doped) based ohmic contact layers using *ex-situ* chemical self-assembly techniques. A self-assembled

monolayer (SAM) of xylyl dithiol ($\text{HS-CH}_2\text{-C}_6\text{H}_4\text{-CH}_2\text{-SH}$, denoted as XYL) is first grown on the LTG:GaAs surface by soaking the sample in a 1 mM solution of XYL in acetonitrile for 12-18 hours, followed by thorough rinsing in acetonitrile. This molecular layer forms an effective organic metal/semiconductor interface and provides both a robust mechanical tethering and a strong electronic coupling between the Au nanoclusters and the LTG:GaAs surface. A summary of the fabrication procedure can be found elsewhere (Lee et al., 1999). A schematic diagram of the resulting ohmic nanocontact structure is illustrated in Fig. 6.

STM Experimental Data

After depositing Au clusters, the stability of the nanocontacts were checked by performing 100 consecutive images over an 80 minute period of time. The Au clusters were observed to remain stable and did not exhibit any damage due to the scanning conditions employed. These observations indicate that the clusters are well tethered to the LTG:GaAs cap layer, in agreement with previous studies when Au clusters were well tethered by XYL molecules to a flat gold substrate (Dorogi et al., 1995; Andres et al., 1996a).

Fig. 7 shows a series of representative measured STM I - V data for cases where the STM tip was positioned over a Au cluster (solid curves C and D) and over the XYL-coated Be-doped LTG:GaAs surface (dashed curves A and B). The nearly linear I - V obtained over the Au cluster implies that Au nanoclusters may be useful as nanometer-size ohmic contacts on GaAs. However, linear I - V data by itself does not provide reliable information about the contact resistance R_2 of the cluster-to-semiconductor interface depicted in Fig. 6. For example, if the contact resistance R_2 in Fig. 6 is a low resistance ohmic contact, then the linear I - V data is mainly due to R_1 since the I - V measures the total resistance $R_{total} = R_1 + R_2$ and R_1 is typically much larger than R_2 in STM I - V measurements in a low-current regime ($\sim$ nA range). In this case, only a small fraction of the applied voltage between tip and sample will be dropped across the contact interface (cluster-to-semiconductor) equal to the ratio of R_2/R_{total} . In order to increase this ratio and therefore make a significant

contribution to the total voltage dropped across the contact interface, it is necessary to reduce R_1 , which is done by bringing the STM tip close to Au cluster (“near contact mode STM”).

The non-linear behavior I - V over the substrate in Fig. 7 (curves A and B) results because the STM tip probes the electronic states of XYL/LTG:GaAs. The non-linearity in I - V on XYL/LTG:GaAs is due to the bandgap features of XYL and LTG:GaAs. It is similar to data obtained in studies on XYL/Au by STM, however in the latter case only XYL has this bandgap feature (Datta et al., 1997; Tian et al., 1998).

The ohmic behavior observed in Fig. 7 (curves C and D) is found to persist in near contact mode STM I - V measurements when the tip is positioned over a Au cluster (Lee et al., 2000a). In this regime, a significant fraction of the applied voltage is dropped across the contact interface, permitting a useful estimate of its electronic properties.

The specific contact resistance (ρ_c) of this nanocontact can be estimated because well-characterized, single crystal Au nanoclusters were used in this study and these Au clusters orient with a hexagonal Au(111) facet parallel to the surface when deposited on an atomically flat substrate (Andres et al., 1996b). ρ_c is defined by R_2 and the contact area $\mathcal{A}$ under the Au cluster as

$$\rho_c = R_2 \times \mathcal{A} . \quad (1)$$

Since the STM measures R_{total} , the STM tip must be brought close to the cluster in order to estimate ρ_c and set realistic limits on the maximum current capability of the nanocontact. This is done by measuring current versus tip-cluster spacing (I - z) at a fixed bias (Lee et al., 1999). As the tip comes close to the cluster, R_1 is expected to become negligible, so the current will saturate at a value dictated by resistance R_2 which is the cluster-semiconductor substrate resistance of interest.

Fig. 8 is a plot of I - z obtained with the tip positioned over a ~ 4 nm diameter Au cluster on undoped LTG:GaAs (dotted line) and Be-doped LTG:GaAs (solid line) both of which have been passivated by an organic XYL layer. In this plot, the initial height of the tip

above the cluster was set by specifying an I_{set} and V_{set} . Negative values for the relative tip position represent tip motion towards the sample. Data for the Be-doped sample were shifted by 0.5 nm to account for a difference in initial heights due to different set conditions. From geometrical considerations, the area $\mathcal{A}$ of a Au(111) facet on a ~ 4 nm diameter, truncated octahedral cluster is $\sim 9 \times 10^{-14}$ cm². Therefore the ρ_c can be estimated from

$$\rho_c \simeq (V/I_{sat})\mathcal{A} \quad , \quad (2)$$

where I_{sat} is saturation current at near contact. Current saturation as a function of tip motion in other STM experiments has also been observed on a metal surface (Gimzewski et al., 1987; Lang, 1987).

For the nanocontact on an undoped LTG:GaAs sample, a $\rho_c \simeq 1 \times 10^{-6}$ $\Omega \cdot \text{cm}^2$ and a maximum current density $J_{max} \simeq 1 \times 10^6$ A/cm² were determined using the saturation current (dashed horizontal line in Fig. 8; 100 nA). Compared with undoped LTG:GaAs, a Be-doped LTG:GaAs cap layer (solid curve in Fig. 8) did not show a saturation effect. Instead, the log scale I - z relationship remained roughly linear up to 1000 nA, the measurement limit of our system. This means that the tip is still not in close contact to the cluster surface. Using the maximum current (1000 nA) for the Be-doped LTG:GaAs capped sample, we determine an upper bound for ρ_c of $\simeq 1 \times 10^{-7}$ $\Omega \cdot \text{cm}^2$ and a lower bound for J_{max} of $\simeq 1 \times 10^7$ A/cm². The ohmic contact properties of nanocontact structures on undoped and Be-doped LTG:GaAs cap layer samples are summarized in Table 2.

Conduction Model of Ohmic Nanocontact

A quantitative conduction model for a large-area ohmic contact (Ti/LTG:GaAs) has been recently developed (Chen et al., 2000). This analysis calculates the conduction band profiles for a given semiconductor structure by solving Poisson's equation, incorporating the characteristics of the LTG:GaAs defect states and Fermi statistics using parameters for the midgap defect states and shallow acceptor states in the LTG:GaAs material. This model adequately predicts the experimental trends (Patkar et al., 1995) for specific contact

resistance (ρ_c) as a function of LTG:GaAs layer thickness and temperature.

Theoretical estimates for ρ_c can be calculated from a standard current density versus voltage (J - V) relationship

$$J = \frac{2e}{h} \int_0^\infty dE \int \frac{dk_{||}}{(2\pi)^2} [f(-eV + E) - f(E)] T(E, k_{||}), \quad (3)$$

which is widely used in mesoscopic physics (Tian et al., 1998). In Eq. 3, $E = E_z + E_{||}$, where z and $||$ are the normal and parallel directions to the metal-semiconductor interface, respectively, f is the Fermi-Dirac distribution function, and T is the transmission probability function. The relevant physics of the problem is contained in realistically estimating T , especially for the case when the detailed nature of the XYL molecular tether is considered.

The XYL molecule is known to have a HOMO-LUMO gap (HOMO: highest occupied molecular orbital, LUMO: lowest unoccupied molecular orbital) of roughly 4 eV. In the gas phase, the HOMO and LUMO states are sharp and a negligible density-of-states (DOS) is present in the HOMO-LUMO gap. When bonded to Au(111), the HOMO and LUMO levels broaden considerably, resulting in a finite DOS in the gap region (Datta et al., 1997; Tian et al., 1998).

Three models were considered to estimate T for the nanocontact shown in Fig. 9. From this study, the ohmic contact conduction mechanism is thought to arise primarily from the tunneling of electrons from the Au nanocluster into the GaAs layer with conduction through the midgap band of defect states in the LTG:GaAs layer playing an important role.

The first model (Model I in Fig. 10) approximated the nanocontact as two tunnel barriers, one due to a rectangular barrier as a simple approximation to the XYL molecule and the other due to the depletion layer which forms at the LTG:GaAs interface. A WKB calculation of T (Simmons, 1963) through this barrier for realistic values of barrier width $w_1 = 0.9$ nm (XYL length), barrier height $\Phi_{B1} = 2$ eV (about one-half of HOMO-LUMO gap), $w_2 = 5$ -10 nm, and $\Phi_{B2} = 0.3$ -0.4 eV yielded estimates of $\rho_c \simeq 10^{-1} \Omega \cdot \text{cm}^2$, a result that is about five orders of magnitude larger than measured experimentally ($\rho_c \simeq 10^{-6} \Omega \cdot \text{cm}^2$).

The second model (Model II in Fig. 10) treated the XYL layer as a leaky dielectric,

and not as an insulating barrier which would have zero DOS within the barrier. The finite DOS leads to a higher transmission probability, significantly enhancing the transport as compared with a perfectly insulating barrier between the cluster and the LTG:GaAs. Using this model, an estimate of $\rho_c \simeq 10^{-5} \Omega \cdot \text{cm}^2$ was obtained, providing better agreement with experiment than Model I.

The third model (Model III in Fig. 10) provided the best overall agreement to experimental data. In this model, in addition to correctly treating transmission through the XYL molecule, the finite DOS introduced by the LTG:GaAs layer was taken into account, resulting in a sequential tunneling picture as shown in Fig. 10. The DOS for the midgap states in the XYL-LTG:GaAs interface and the DOS in the n++ GaAs layer within a few $k_B T$ around the Fermi level are calculated to be $\sim 5 \times 10^{18} \text{ cm}^{-3}$ and $\sim 1 \times 10^{18} \text{ cm}^{-3}$, respectively, which are comparable to each other. Therefore, electrons passing through the Au nanocluster into the LTG:GaAs first tunnel through the XYL barrier, are assisted by the large density of midgap states at the Fermi level which reside at the XYL-LTG:GaAs interface, and then tunnel through the LTG:GaAs barrier into the n++ GaAs layer. This sequential tunneling mechanism provides estimates of $\rho_c \simeq 10^{-6} \Omega \cdot \text{cm}^2$, providing excellent agreement with experiment. Detail calculations for all three models are given elsewhere (Lee, 2000b).

An example of the fit to the experimental data obtained using Model III and adjusting w_1 , w_2 , Φ_{B1} , and the contact area is given in Fig. 11 which shows a plot of the calculated current density versus voltage (J - V) (solid) for the nanocontact structure on an undoped LTG:GaAs capped sample. For comparison, the measured J - V is given as + symbols in the plot. As shown in Fig. 11, the calculated and measured J - V curves are in a good agreement, suggesting that a sequential tunneling mechanism is the appropriate conduction model. In this plot, the voltage is the applied sample bias, therefore the J - V represents the reverse-bias region in a metal/semiconductor contact structure.

ARRAYS OF NANOCLOUDS ON SEMICONDUCTOR SUBSTRATES

Chemical self-assembly can be used to fabricate hexagonal close-packed monolayers of nanoscale clusters on a semiconductor surface. This nanoscale ordering of individual nanoclusters can be further combined with a procedure which imposes a larger-scale pattern to break the symmetry of the uniform ordered self-assembled elements in controlled ways, imposing arbitrarily engineered patterns which provide non-uniform interconnections and directionality.

Unpatterned Self-Assembly

A simple method of forming monolayer arrays of Au nanoclusters is to spread a few drops of a colloidal solution containing nanoclusters on a flat solid substrate. As the solvent evaporates, the nanoclusters spontaneously organize into close-packed arrays. There are many examples of Au nanoclusters arrays studied by STM that have been fabricated on a variety of substrates, but in many cases, the arrays were not formed on semiconductors. Examples include unpatterned Au nanocluster arrays fabricated on MoS₂ (Andres et al., 1996b), on Au substrates (Houbertz et al., 1994; Bigioni et al., 1999), and on graphite substrates (Durstun et al., 1997). Table 3 summarizes published results of array structures produced by the self-assembly of nanoscale metallic clusters on thick solid substrates.

Only a few examples of self-assembled cluster arrays on semiconductors have been reported. The drop casting method, although it is easy to implement, cannot be used to fabricate large-area, well-ordered arrays. To form a large-area, well-ordered monolayer array of Au nanoclusters, a different technique was developed (Liu et al., 2000). A colloidal solution of dodecanethiol (DDT) encapsulated Au clusters in hexane was spread over a water surface. Upon solvent evaporation, the Au nanoclusters spontaneously organized into a hexagonal close-packed monolayer array at the air/water interface. This monolayer was then transferred onto the semiconductor substrate by gently touching it with the substrate.

In order to verify the local and long-range ordering of the cluster arrays, the arrays were

also transferred to an amorphous carbon film supported on a copper grid. A transmission electron microscope (TEM) micrograph of such a monolayer array is shown in Fig. 12. It reveals a highly ordered, hexagonal close-packed array of Au nanoclusters. The relative orientation of the clusters in this array is preserved over microns, with a cluster vacancy density of $\sim 10^{-4}$ times the cluster density ($\sim 2 \times 10^{12}$ clusters/cm²). The Au nanoclusters in Fig. 12 have a mean diameter of 5.2 ± 0.6 nm and an average edge-to-edge spacing of 3.1 ± 0.2 nm. This spacing between neighboring clusters is close to twice the length of DDT molecule (~ 1.6 nm), indicating that the DDT molecules surrounding each Au nanocluster are nearly fully extended.

Au nanocluster monolayer arrays similar to the array shown in Fig. 12 were transferred onto a LTG:GaAs semiconductor substrate previously coated with a self-assembled monolayer (SAM) of the XYL tether molecule. GaAs with a Be-doped LTG:GaAs surface layer was used for the substrate (see Fig. 6). Fig. 13 is a UHV STM image of the Au nanocluster arrays transferred from a water surface to an XYL-coated Be-doped LTG:GaAs substrate. A well-ordered hexagonal close-packed structure was observed. This image indicates that the interface layer of XYL provides a robust mechanical tethering of the Au nanoclusters to the LTG:GaAs surface and electronically links the Au clusters to the LTG:GaAs surface via the nanocontact mechanism described above. The center-to-center distance between neighboring clusters was determined to be 7.9 ± 0.6 nm, a result consistent with that obtained from a parallel TEM study (~ 8.3 nm) (see Fig. 12). The highly ordered array extended over ~ 0.1 μ m, which is the maximum scan size of the UHV STM.

Representative I - V curves obtained for the sample shown in Fig. 13 are shown in Fig. 14, for the case where the STM tip is directly over three cluster sites (solid curves A) and for the case where the STM tip is positioned between clusters (dashed curve B). As was observed in previous experiments with isolated clusters (Lee et al., 2000a), a reasonably linear I - V is observed when the tip is positioned over a cluster. The difference in shape of the I - V curve between the tip ‘on’ and ‘off’ a cluster site is not as dramatic for the case of an array as for the case of an isolated cluster. It is likely that there is some conduction through adjacent

clusters in the “off-cluster” case due to the finite end form of the tip which was estimated to be 10-15 nm in diameter from a separate TEM study.

The cluster array used in this study is “unlinked”, i.e. adjacent clusters within this array are separated by the DDT encapsulant and not linked by conductive molecules such as XYL. In this case, the coupling to the semiconductor substrate is much stronger than the intercluster coupling. It has been shown to be possible to control the cluster-to-cluster resistance within an array of Au nanoclusters by exposing the array to a solution containing a linking molecule (Andres et al., 1996b). It should therefore be possible to change the relative strength of the intercluster electronic coupling with respect to the coupling to the semiconductor device layers. If the intercluster coupling is made much stronger than the cluster-to-semiconductor coupling, the resulting patterned array structure represents an interesting interconnect structure which has been termed a “molecular ribbon” (Datta et al., 1998).

Patterned Self-Assembly

Realistic nanoelectronic device applications require a precise control in positioning of the nanoscale clusters on a semiconductor substrate. Several methods have been proposed to realize this spatial positioning.

As summarized in Table 3, Vossmeier et al., used a light-directed, selective deposition technique to produce patterning of passivated Au nanoclusters (2.6 nm in diameter) onto a Si substrate (Vossmeier et al., 1997). Another approach using electron-beam lithography or photolithography lift-off techniques yielded results that are shown in Fig. 15. Following this approach, Au nanoclusters were selectively deposited on pre-patterned regions on a SiO₂/Si substrate (Sato et al., 1997; Parker et al., 1999) and a Si₃N₄ substrate (Clarke et al., 1997). Following yet another approach, Hung et al., used crystal strain to direct assembly of nanoparticles (arsenic precipitates; ~ 16 nm in diameter) within GaAs-based epitaxial layers grown at low temperature by MBE (Hung et al., 1999). They observed 1-D arrays

of arsenic nanoparticles in these LTG:GaAs-based layers. However, these prior studies have not realized well ordered structures such as close-packed arrays of nanoclusters nor have they shown strong electronic coupling between the nanoclusters and the semiconductor.

Toward this purpose, a combination of soft lithography using microcontact printing and directed self-assembly has been developed to produce patterned arrays of Au nanoclusters (Liu et al., 2000). A pre-fabricated pattern of tethering molecules is first transferred to the semiconductor surface using microcontact printing (Kumar et al., 1993; Xia et al., 1998). Then a large-area close-packed array of Au nanoclusters is transferred to the substrate using the process described in the previous section. Finally, a solvent rinse is used to remove nanoclusters from the regions not coated with the tether molecule.

In particular, a SAM of XYL was deposited in pre-defined regions on a LTG:GaAs substrate using microcontact printing. This serves as a tether template for Au nanoclusters. Previous studies have shown that SAMs of alkanethiols can be used as electron-beam photoresists on GaAs with resolutions below 10 nm (Lercel et al., 1995). In the current study, double-ended XYL was selected to provide the patterned tether. Conventional photoresist based techniques are generally not suitable for directing the self-assembly due to the associated nonplanarity of the surfaces, potential for molecular level contamination, and the possibility of interactions between the chemicals used in the photoresist processing and the self-assembly deposition.

A patterned array of Au nanoclusters on LTG:GaAs fabricated by this technique was imaged using a SEM, as shown in Fig. 16 (a). In this image, the light regions are the bare LTG:GaAs substrate and the dark regions are covered by Au nanocluster arrays. Although the SEM cannot resolve individual clusters, the contrast between the two types of regions indicates that the use of patterned tether regions has resulted in deposition of Au nanocluster arrays primarily within the selected regions. The lines and cells illustrated in this pattern represent two important structures for defining computational structures and the interconnections between such cells. The width of the patterned lines are ~ 3 microns, but both the stamp pad patterning of XYL tether molecule and the deposition of nanocluster

arrays on the surface should be applicable to patterns with deep submicron dimensions.

The short-range order in the cluster covered regions was investigated using UHV STM as shown in Fig. 16 (b). In images obtained with smaller scan sizes, the hexagonal facets of individual Au clusters were clearly visible. The well-defined, stable STM images verify that ordered arrays were transferred to the XYL-coated regions on the LTG:GaAs surface and that the clusters are well tethered mechanically and electronically to the surface. By introducing conducting molecules between patterned Au clusters, the resulting patterned array structure might possess interesting interconnect possibilities.

CONCLUSIONS

Research on the electronic properties of metallic nanoclusters deposited on semiconductor substrates have been summarized. These structures are of potential interest for nanoelectronic device applications. Current efforts in this area are focussed on nanometer-scale single-electron devices, Schottky diodes, and ohmic nanocontacts. Efforts to pattern these nanoclusters in pre-defined ways on semiconductor substrates have also been reviewed. The reported results may well form a viable technique for high throughput fabrication of future nanoelectronic devices.

ACKNOWLEDGEMENTS

This work was partially supported by DARPA/Army Research Office under Grant DAAH04-96-1-0437. We would like to thank M.R. Melloch and E.H. Chen for providing GaAs samples, J. Gomez-Herrero, P.J. de Pablo, S. Datta, C.P. Kubiak, and J.M. Woodall for many helpful discussions throughout the course of this work.

REFERENCES

- Andres, R.P., Bein, T., Dorogi, M., Feng, S., Henderson, J.I., Kubiak, C.P., Mahoney, W., Osifchin, R.G. and Reifenberger, R.: 1996a, Coulomb staircase at room temperature in a self-assembled molecular nanostructure, *Science* **272**, pp. 1323-1325.
- Andres, R.P., Bielefeld, J.D., Henderson, J.I., Janes, D.B., Kolagunta, V.R., Kubiak, C.P., Mahoney, W.J. and Osifchin, R.G.: 1996b, Self-assembly of a two-dimensional superlattice of molecularly linked metal clusters, *Science* **273**, pp. 1690-1693.
- Baca, A.G., Ren, F., Zopler, J.C., Briggs, R.D. and Pearton, S.J.: 1997, A survey of ohmic contacts to III-V compound semiconductor, *Thin Solid Films* **308-309**, pp. 599-606.
- Bandyopadhyay, S. and Roychowdhury, V.P.: 1996, Computational paradigms in nanoelectronics: Quantum coupled single electron logic and neuromorphic networks *Jpn. J. Appl. Phys.*, **35**, pp. 3350-3362.
- Bigioni, P.P., Harrell, L.E., Cullen, W.G., Guthrie, D.K., Whetten, R.L., and First, P.N.: 1999, Imaging and tunneling spectroscopy of gold nanoclusters and nanocrystal arrays, *Eur. Phys. J. D* **6** pp. 355-364.
- Binnig, G., Rohrer, H., Gerber, Ch. and Weibel, E.: 1982, Surface studies by scanning tunneling microscopy. *Phys. Rev. Lett.* **49**, pp. 57-61.
- Bowles, R.S., Kolstad, J.J., Calo, J.M. and Andres, R.P.: 1981, Generation of molecular clusters of controlled size, *Surf. Sci.* **106**, pp. 117-124.
- Brillson, L.J., Viturro, R.E., Mailhot, C., Shaw, J.L., Tache, N., McKinley, J., Margaritondo, G., Woodall, J.M., Kirchner, P.D., Pettit, G.D. and Wright, S.L.: 1988, Unpinned schottky barrier formation at metal-GaAs interfaces, *J. Vac. Sci. Technol.* **B6** pp. 1263-1269.
- Brune, H., Giovannini, M., Bromann, K. and Kern, K.: 1998, Self-organized growth of nanostructure arrays on strain-relief patterns, *Nature* **394**, pp. 451-453.
- Brust, M., Walker, M., Bethell, D., Schiffrin, D.J. and Whyman, R.: 1994, Synthesis

of thiol-derivatised gold nanoparticles in a two-phase liquid-liquid, *J. Chem. Soc. Chem. Commun.* **1994**, pp. 801-802.

Carroll, D.L., Wagner, M., Rühle, M. and Bonnell, D.A.: 1997, Schottky-barrier formation at nanoscale metal-oxide interfaces, *Phys. Rev.* **B55**, pp. 9792-9799.

Chao, L.C. and Andres, R.P.: 1994, Synthesis of a supported metal catalyst using nanometer-size clusters, *J. Colloid Interface Sci.* **165**, pp. 290-295.

Chen, N.-P., Ueng, H.J., Janes, D.B., Woodall, J.M. and Melloch, M.R.: 2000, A quantitative conduction model for a low-resistance nonalloyed ohmic contact structure utilizing low-temperature-grown GaAs, *J. Appl. Phys.* **88**, pp. 309-315.

Choi, E. and Andres, R.P.: 1987, Isolation of monodispersed gold clusters of controlled size, in *Physics and Chemistry of Small Clusters*, P. Jena, B.K. Rao, and S.N. Khanna (Eds.); NATO ASI Series B. Vol. 158; Plenum Press, New York, pp. 61-65.

Chung, S.-W., Markovich, G. and Heath, J.R.: 1998, Fabrication and alignment of wires in two dimensions, *J. Phys. Chem. B* **102**, pp. 6685-6687.

Clarke, L., Wybourne, M.N., Yan, M., Cai, S.X., Brown, L.O., Hutchison, J. and Keana, J.F.W.: 1997, Fabrication and near-room temperature transport of patterned gold cluster structures, *J. Vac. Sci. Technol. B* **15**, pp. 2925-2929.

Crommie, M.F., Lutz, C.P. and Eigler, D.M.: 1993, Confinement of electrons to quantum corrals on a metal surface *Science* **262**, pp. 218-220.

Dai, H., Franklin, N. and Han, J.: 1998, Exploiting the properties of carbon nanotubes for nanolithography, *Appl. Phys. Lett.* **73**, pp. 1508-1510.

Datta, S., Tian, W., Hong, S., Reifenberger, R., Henderson, J.I. and Kubiak, C.P.: 1998, Current-voltage characteristics of self-assembled monolayers by scanning tunneling microscopy, *Phys. Rev. Lett.* **79**, pp. 2530-2533.

Datta, S., Janes, D.B., Andres, R.P., Kubiak, C.P. and Reifenberger, R.: 1998, Molecular ribbons, *Semicond. Sci. Tech.* **13**, pp. 1347-1353.

Dorogi, M., Gomez, J., Oschifin, R., Andres, R.P. and Reifenberger, R.: 1995, Room-temperature Coulomb blockade from a self-assembled molecular nanostructure, *Phys. Rev.*

B52, pp. 9071-9077.

Durston, P.J., Schmidt, J. Palmer, R.E. and Wilcoxon, J.P.: 1997, Scanning tunneling microscopy of ordered coated cluster layers on graphite, *Appl. Phys. Lett.* **71**, pp. 2940-2942.

Eigler, D.M. and Schweizer, E.K.: 1990, Positioning single atoms with a scanning tunnelling microscope. *Nature* **344**, pp. 524-526.

Fan, S., Chapline, M.G., Franklin, N.R., Tombler, T.W., Cassell, A.M. and Dai, H.: 1999, Self-oriented regular arrays of carbon nanotubes and their field emission properties, *Science* **283**, pp. 512-514.

First, P.N., Stroscio, J.A., Dragoset, R.A., Pierce, D.T. and Celotta, R.J.: 1989, Metallicity and gap states in tunneling to Fe clusters on GaAs(110), *Phys. Rev. Lett.* **63**, pp. 1416-1419.

Gheber, L.A., Gorodetsky, G. and Volterra, V.: 1994, Studies of sub-micron gold islands on silicon by STM, *Thin Solid Films* **238**, pp. 1-3.

Gimzewski, J.K. and Möller, R.: 1987, Transition from the tunneling regime to point contact studied using scanning tunneling microscopy, *Phys. Rev.* **B36**, pp. 1284-1287.

Hasegawa, H., Sato, T. and Kaneshiro, C.: 1999, Properties of nanometer-sized metal-semiconductor interfaces of GaAs and InP formed by an in situ electrochemical process, *J. Vac. Sci. Technol. B* **17**, pp. 1856-1866.

Heine, V.: 1965, Theory of surface states, *Phys. Rev.* **138**, pp. A1689-A1696.

Hong, S., Janes, D.B., McInturff, D., Reifenberger, R. and Woodall, J.M.: 1996, Stability of a low-temperature grown GaAs surface layer following air exposure using tunneling spectroscopy, *Appl. Phys. Lett.* **68**, pp. 2258-2260.

Hong, S., Zhu, J. and Mirkin, C.A.: 1999, Multiple ink nanolithography: toward a multiple-pen nano-plotter, *Science* **286**, pp. 523-525.

Houbertz, R., Feignspan, T., Mielke, F., Memmert, U., Hartmann, U., Simon, U., Schon, G. and Schmid, G.: 1994, STM investigation on compact Au_{55} cluster pellets, *Europhys. Lett.* **28**, pp. 641-646.

Hu, X., Sarid, D. and von Blanckenhagen, P.: 1999, Nano-patterning and single electron

tunneling using STM, *Nanotechnology* **10**, pp. 209-212.

Hung, C.-Y., Marshall, A.F., Kim, D.-K., Nix, W.D., Harris Jr, J.S. and Kiehl, R.A.: 1999, Strain directed assembly of nanoparticle arrays within a semiconductor, *J. Nanoparticle Research* **1**, pp. 329-347.

Jiang, C.-S., Nakayama, T. and Aono, M.: 1999, Spatially resolved observation of Coulomb blockade and negative differential conductance on a Ag cluster on the clean GaAs(110) surface, *Appl. Phys. Lett.* **74**, pp. 1716-1718.

Johnson, K.S., Thywissen, J.H., Dekker, N. H., Berggren, K.K., Chu, A.P., Younkin, R. and Prentiss, M.: 1998, Localization of metastable atom beams with optical standing waves: Nanolithography at the Heisenberg limit, *Science* **280**, pp. 1583-1586.

Kiely, C.J., Fink, J., Brust, M., Bethell, D. and Schiffrin, D.J.: 1998, Spontaneous ordering of bimodal ensembles of nanoscopic gold clusters, *Nature* **396**, pp. 444-446.

Korgel, B.A. and Fitzmaurice, D.: 1998, Self-assembly of silver nanocrystals into two-dimensional nanowire arrays, *Adv. Mater.* **10**, pp. 661-665.

Kumar, A. and Whitesides, G.M.: 1993, Features of gold having micrometer to centimeter dimensions can be formed through a combination of stamping with an elastomeric stamp and an alkanethiol “ink” followed by chemical etching, *Appl. Phys. Lett.* **63**, pp. 2002-2004.

Lang, N.D.: 1987, Resistance of a one-atom contact in the scanning tunneling microscope, *Phys. Rev.* **B36**, pp. 8173-8176.

Lee, T., Liu, J., Janes, D.B., Kolagunta, V.R., Dicke, J., Andres, R.P., Lauterbach, J., Melloch, M.R., McInturff, D., Woodall, J.M. and Reifenberger, R.: 1999, An ohmic nanocontact to GaAs, *Appl. Phys. Lett.* **74**, pp. 2869-2871.

Lee, T., Chen, N.-P. Liu, J., Andres, R.P., Janes, D.B., Chen, E.H., Melloch, M.R., Woodall, J.M. and Reifenberger, R.: 2000a, Ohmic nanocontacts to GaAs using undoped and p-doped layers of low-temperature-grown GaAs, *Appl. Phys. Lett.* **76**, pp. 212-214.

Lee, T.: 2000b, Electronic properties of Au nanoclusters/semiconductor structures with low resistance interfaces, Ph. D. thesis, Purdue University.

Lercel, M.J., Craighead, H.G. and Allara, D.L.: 1996, Sub-10 nm lithography with self-

assembled monolayers, *Appl. Phys. Lett.* **68**, pp. 1504-1506.

Liu, J., Lee, T., Janes, D.B., Walsh, B.L., Melloch, M.R., Woodall, J.M., Reifenberger, R. and Andres, R.P.: 2000, Guided self-assembly of Au nanocluster arrays electronically coupled to semiconductor device layers, *Appl. Phys. Lett.* **77**, in press.

Louie, S.G. and Cohen, M.L.: 1976, Electronic structure of metal-semiconductor interface, *Phys. Rev.* **B13**, pp. 2461-2469.

Melloch, M.R., Woodall, J.M., Harmon, E.S., Otsuka, N., Pollak, F.H., Nolte, D.D., Feenstra, R.M. and Lutz, M.A.: 1995, Low-temperature grown III-V materials, *Annu. Rev. Mater. Sci.* **25**, pp. 547-600.

Monch, W.: 1999, Barrier heights of real Schottky contacts explained by metal-induced gap states and lateral inhomogeneities, *J. Vac. Sci. Technol. B* **17**, pp. 1867-1876.

Murray, C.B., Kagan, C.R. and Bawendi, M.G.: 1995, Self-organization of CdSe nanocrystallites into three-dimensional quantum dot superlattices, *Science* **270**, pp. 1335-1338.

Nalwa, H.S.(ed.): *Handbook of Nanostructured Materials and Nanotechnology, Vol. 1-5*, Academic Press, San Diego, USA, 2000.

Ng, T.-B., Janes, D.B., McInturff, D. and Woodall, J.M.: 1996, Inhibited oxidation in low-temperature grown GaAs surface layers observed by photoelectron spectroscopy, *Appl. Phys. Lett.* **69**, pp. 3551-3553.

Park, K.-H., Shin, M., Ha, J.S., Yun, W.S. and Ko, Y.-J.: 1999, Fabrication of lateral single-electron tunneling structures by field-induced manipulation of Ag nanoclusters on a silicon surface, *Appl. Phys. Lett.* **75**, pp. 139-141.

Parker, A.J., Childs, P.A., Palmer, R.E. and Brust, M.: 1999, Deposition of passivated gold nanoclusters onto prepatterned substrates, *Appl. Phys. Lett.* **74**, pp. 2833-2835.

Patkar, M.P., Chin, T.P., Woodall, J.M., Lundstrom, M.S. and Melloch, M.R.: 1995, Very low resistance nonalloyed ohmic contacts using low-temperature molecular beam epitaxy of GaAs, *Appl. Phys. Lett.* **66**, pp. 1412-1414.

Radojkovic, P., Schwartzkopff, M., Enachescu, M., Stefanov, E., Hartmann, E. and Koch,

F.: 1996, Observation of Coulomb staircase and negative differential resistance at room temperature by scanning tunneling microscopy, *J. Vac. Sci. Technol. B* **14**, pp. 1229-1233.

Roychowdhury, V.P, Janes, D.B., Bandyopadhyay, S. and Wang, X.: 1996, Collective computational activity in self-assembled arrays of quantum dots: A novel neuromorphic architecture, *IEEE Trans. on Electr. Dev.* **43**, pp. 1688-1699.

Sato, T., Hasko, D.G. and Ahmed, H.: 1997, Nanoscale colloidal particles: Monolayer organization and patterning, *J. Vac. Sci. Technol. B* **15**, pp. 1-4.

Sato, T., Kaneshiro, C., Okada, H. and Hasegawa, H.: 1999, Formation of size and position controlled nanometer size Pt dots on GaAs and InP substrates by pulsed electrochemical deposition, *Jpn. J. Appl. Phys. Part. 1* **38**, pp. 2448-2452.

Simmons, J.G.: 1963, Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film, *J. Appl. Phys.* **34**, pp. 1793-1803.

Snow, A.W. and Wohltjen, H.: 1998, Size-induced metal to semiconductor transition in a stabilized gld cluster ensemble *Chem. Mater.*, **10**, pp. 947-949.

Tersoff, J.: 1984, Schottky barrier heights and the continuum of gap states, *Phys. Rev. Lett.* **52**, pp. 465-468.

Tersoff, J.: 1988, in *Metallization and Metal-Semiconductor Interfaces. Proceedings of a NATO Advanced Research Workshop, Garching, West Germany, 1988*, Plenum, New York, USA, 1989, pp. 281-288.

Tian, W., Datta, S., Hong, S., Reifengerger, R., Henderson, J.I. and Kubiak, C.P.: 1998, Conductance spectra of molecular wires, *J. Chem. Phys.* **109**, pp. 2874-2882.

Vossmeier, T., DeLonno, E. and Heath, J.R.: 1997, Light-directed assembly of nanoparticles, *Angew. Chem. Int. Ed. Engl.* **36**, pp. 1080-1083.

Whetten, R.L., Khoury, J.T., Alvarez, M.M., Murthy, S., Vezmar, I., Wang, Z.L., Stephens, P.W., Cleveland, C.L., Luedtke, W.D. and Landman, U.: 1996, Nanocrystal gold molecules, *Adv. Mater.* **8**, pp. 428-433.

Wohltjen, H. and Snow, A.W.: 1998, Colloidal metal-insulator-metal ensemble chemresistor sensor *Anal. Chem.*, **70**, pp. 2856-2859.

Woodall, J.M. and Freeouf, J.L.: 1981, GaAs metallization: some problems and trends, *J. Vac. Sci. Technol.* **19**, pp. 794-798.

Xia, Y. and Whitesides, G.M.: 1998. Soft lithography. *Angew. Chem. Int. Ed.* **37**, pp. 550-575.

TABLES

TABLE I. Summary of studies on metallic nanoclusters on semiconductors. The size of cluster was determined from the height of cluster in STM topographic image. All the characterization was done at room temperature.

Semiconductor substrate	Metallic cluster	Deposition environment	Cluster fabrication	Characterization environment	Observation	Ref.
p-Si(111)	Au ~ 3 nm	<i>in-situ</i>	Deposition from tip	UHV STM	SET	Radojkovic et al., 1996
p-Si(100)	Au ~ 1 nm	<i>in-situ</i>	Deposition from tip	UHV STM	SET	Hu et al., 1999
p-Si(111)	Ag ~ 0.6 nm	<i>ex-situ</i>	Thermal evaporation	UHV STM	SET	Park et al., 1999
n-GaAs(110)	Ag ~ 1.5 nm	<i>in-situ</i>	Thermal evaporation	UHV STM	SET	Jiang et al., 1999
n-GaAs and n-InP	Pt 20-100 nm	<i>in-situ</i>	Electrochemical process	air AFM	Schottky barrier	Hasegawa et al., 1999 Sato et al., 1999
n-Si(111)	Au > 10 nm	<i>ex-situ</i>	Thermal evaporation	air STM	Schottky barrier	Gheber et al., 1994
TiO ₂	Cu 5-20 nm	<i>in-situ</i>	Thermal evaporation	UHV STM	Schottky barrier	Carroll et al., 1997
p-GaAs(110)	Fe 1-10 nm	<i>in-situ</i>	Epitaxy (MBE)	UHV STM	Schottky barrier	First et al., 1989
n-GaAs(100)	Au ~ 4 nm	<i>ex-situ</i>	Deposition from colloid	UHV STM	Ohmic contact	Lee et al., 1999 Lee et al., 2000a

TABLE II. Summary of contact properties of the nanocontacts using undoped and Be-doped LTG:GaAs layer.

	Nanocontact using undoped LTG:GaAs	Nanocontact using Be-doped LTG:GaAs
Saturation current	~ 100 nA	> 1000 nA
ρ_c	$\sim 1 \times 10^{-6} \Omega \cdot \text{cm}^2$	$\sim 1 \times 10^{-7} \Omega \cdot \text{cm}^2$
J_{max}	$\sim 1 \times 10^6$ A/cm ²	$\sim 1 \times 10^7$ A/cm ²

TABLE III. Summary of studies for fabrication of metallic nanoclusters arrays on semiconductors.

Substrate (Thick, Solid)	Metallic cluster	Deposition environment	Patterning	Ordering	Characterization environment	Ref.
MoS ₂	Au ~ 4 nm	<i>ex-situ</i>	Unpatterned	2-D ordered	TEM	Andres et al., 1996b
Au	Au ~ 1 nm	<i>ex-situ</i>	Unpatterned	2-D non-ordered	UHV STM	Houbertz et al., 1994
Au	Au ~ 2 nm	<i>ex-situ</i>	Unpatterned	2-D ordered	UHV STM	Bigioni et al., 1999
Graphite	Au ~ 1 nm	<i>ex-situ</i>	Unpatterned	2-D ordered	UHV STM	Durston et al., 1997
Si	Au ~ 2.6 nm	<i>ex-situ</i>	Patterned	2-D non-ordered	SEM	Vossmeier et al., 1997
SiO ₂ /Si	Au ~ 2 nm	<i>ex-situ</i>	Patterned	2-D non-ordered	SEM	Sato et al., 1997
SiO ₂ /Si	Au ~ 2 nm	<i>ex-situ</i>	Patterned	2-D non-ordered	AFM	Parker et al., 1999
Si ₃ N ₄	Au ~ 1 nm	<i>ex-situ</i>	Patterned	2-D non-ordered	SEM & TEM	Clake et al., 1997
GaAs	As ~ 16 nm	<i>in-situ</i>	Patterned	1-D non-ordered	TEM	Hung et al., 1999
GaAs	Au ~ 5 nm	<i>ex-situ</i>	Patterned	2-D ordered	SEM & UHV STM	Liu et al., 2000

FIGURES




FIG. 1. Schematic of the Multiple Expansion Cluster Source (MECS).




FIG. 2. Model structure of LTG:GaAs showing an arsenic antisite defect (As_{Ga}).




FIG. 3. (a) I - V characteristic obtained on a Au dot, showing equidistant steps of $\simeq 430$ mV. The inset illustrates the schematic of the experimental arrangement under zero-bias conditions, comprising the equivalent circuit with the resistances and capacitances R_1 , C_1 and R_2 , C_2 , respectively (SCR: space-charge region). (b) numerical derivation of (a) showing periodical oscillation. Arrows in (a) and circle in (b) indicate the occurrence of regions with negative differential resistance (NDR). (From Radojkovic et al., 1996).




FIG. 4. I - V curve measured at Pt dot/n-GaAs contacts. (From Sato et al., 1999).




FIG. 5. Tunneling current vs. tip distance from the Fe cluster. Curve (a) is on the cluster. Curve (b) to curve (e) correspond to distances from the cluster edge of 3.7 Å, 6.7 Å, 9.6 Å, and 14.3 Å. (From First et al., 1989).




FIG. 6. A schematic diagram of the nanocontact structure showing the GaAs epitaxial layers, the XYL monolayer, the deposited Au cluster encapsulated with DDT and STM tip. This system is modeled by two resistors connected in series. R_1 and R_2 are explained in text.




FIG. 7. I - V data taken with the tip positioned over the XYL-coated substrate (dashed) and over a 4 nm diameter Au cluster (solid) with 0.8 nA for I_{set} and -1.0 V (A and C), -0.6 V (B and D) for V_{set} . Inset picture is a 20 nm $\times$ 20 nm UHV STM topographic image of the Au cluster tethered to the XYL-coated Be-doped LTG:GaAs, acquired with $I_{set} = 1.0$ nA and $V_{set} = -1.0$ V. (From Lee et al., 2000a).




FIG. 8. A log scale plot of I - z over a 4 nm diameter Au cluster, at constant $V_{set} = -1.0$ V for undoped LTG:GaAs cap layer (dotted) and for Be-doped cap layer (solid). The initial separation corresponding to $I_{set} = 0.5$ nA and 3.0 nA is plotted at zero and at -0.5 nm for undoped and Be-doped LTG:GaAs, respectively. (After Lee et al., 2000a).




FIG. 9. Nanocontact structure and the appropriate energy band diagram.




FIG. 10. Schematic diagram illustrating three conduction models for the ohmic nanocontact structure.




FIG. 11. Calculated J - V (solid) and measured J - V (+ symbols) for a Au cluster nanocontact on an undoped LTG:GaAs capped sample. The voltage axis is the positive bias applied to the sample and corresponds to the reverse-bias region in metal/semiconductor interface.




FIG. 12. A TEM micrograph of a hexagonal close-packed monolayer of DDT encapsulated Au nanoclusters transferred from a water surface to a carbon TEM grid. The inset is a $100 \text{ nm} \times 100 \text{ nm}$ enlarged view of the cluster array. (From Liu et al., 2000).




FIG. 13. A $50 \text{ nm} \times 50 \text{ nm}$ UHV STM topographic image of close-packed 2-D array of Au nanoclusters tethered to the XYL-coated Be-doped LTG:GaAs, acquired with $V_{set} = -1.2 \text{ V}$ and $I_{set} = 0.1 \text{ nA}$. There is a defect site (vacancy) in this image.




FIG. 14. I - V data taken with the STM tip positioned over on-cluster sites (solid curves A) and over an off-cluster site (dashed curve B) with $I_{set} = 0.15 \text{ nA}$ and $V_{set} = -1.2 \text{ V}$. Inset picture is a $25 \text{ nm} \times 25 \text{ nm}$ UHV STM image of array of Au clusters tethered to XYL-coated Be-doped LTG:GaAs, acquired with $I_{set} = 0.1 \text{ nA}$ and $V_{set} = -1.2 \text{ V}$.




FIG. 15. An SEM micrograph showing an example of patterned, 20 nm Au colloidal particles on SiO₂/Si. (From Sato et al., 1997).




FIG. 16. (a) An SEM micrograph of a patterned Au nanocluster array on LTG:GaAs. The light colored regions are bare LTG:GaAs and the dark colored areas are regions covered by Au nanoclusters. (b) A 30 nm × 30 nm UHV STM topographic image of the Au nanoclusters in the XYL defined regions on the LTG:GaAs substrate, acquired with $I_{set} = 200$ pA and $V_{set} = -1.5$ V. (From Liu et al., 2000).