Figure 7:
Figure 7: Amount of shower pulses outside the ADC gate for allpulses with a pulse height > 50 PE's. This should be a pedestal distribution if all of each pulse is contained within the gate. a: MULT3, b: PST, c: MULT6