Figure 5:
ADC pulses for triggers in gates for a: MULT3, b: PST, c: MULT6 where the signal pulse heights are > 50PE's